Techniques to reduce power in fast wide memories [CMOS SRAMs]

Memories contain large arrays with high capacitance bitlines and IO lines. To reduce the power of memory accesses we limit the swings on these by controlling the time the lines are driven by using a replica feedback. The swings are set to 10% of the supply over a wide range of process and operating conditions.