Programmable analog VLSI CNN chip with local digital logic

K. Halonen; V. Porra; T. Roska; Leon O Chua

doi:10.1109/iscas.1991.176606

Abstract

1 min read

A new integrated circuit cellular neural network (CNN) implementation having digitally or continuously selectable template coefficients is presented. Local logic and memory are added into each cell providing a simple dual (analog and digital) computing structure. The variable-gain operational transconductance amplifiers (OTAs) are used as the voltage controlled current sources to program the template element values. This analog array processor can be applied to solve problems with a sequence of different templates. A 4-by-4 CNN circuit is realized using the 2- mu m analog CMOS process. To test the circuit a general purpose control system was designed with the microcomputer interface.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>

Programmable analog VLSI CNN chip with local digital logic

Abstract

Discussion(0)

Related publications

Programmable analogue vlsi cnn chip with local digital logic

VLSI implementation of a reconfigurable cellular neural network containing local logic (CNNL)

A CNN chip for connected component detection

CNN. II. Applications and VLSI circuit realizations

Cellular neural networks with nonlinear and delay-type template elements

Related publications

Article1992
Programmable analogue vlsi cnn chip with local digital logic
Article1992

Article2002
VLSI implementation of a reconfigurable cellular neural network containing local logic (CNNL)
Article2002

Article1991
A CNN chip for connected component detection
Article1991

Article2003
CNN. II. Applications and VLSI circuit realizations
Article2003

Article2002
Cellular neural networks with nonlinear and delay-type template elements
Article2002