Clocking strategies in high performance processors

Recent improvements in processor implementation have focused attention on clock generation and distribution. The clocks and the latches connected to them must be carefully engineered to meet the performance requirements of the system. The author reports on the difficulty encountered in generating clocks for current processors, and describes techniques used to create these clocks, including minimizing both the internal clock skew and the skew between the internal logic and the external world. On-chip clock distribution, zero delay buffers, and self-timed systems are discussed.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>