A neural network algorithm for testing stuck-open faults in CMOS combinational circuits

Zaifu Zhang; R.D. McLeod; Witold Pedrycz

doi:10.1007/bf00971972

Related publications

Article2002

A portable digital DLL architecture for CMOS interface circuits

B.W. Garlepp, Kevin Donnelly, Jun Kim, P.S. Chau, Jared Zerbe, Ching-Chao Huang, Chanh Tran, C.L. Portmann, D. Stark, Yiu-Fai Chan, T.H. Lee, Mark Horowitz

Article2008

CMOS implementation of Conscience Mechanism in Kohonen"s Neural Network

Tomasz Talaśka, Rafał Długosz, Jakub Dalecki, Witold Pedrycz, Ryszard Wojtyna

Article2012

Convex combination initialization method for kohonen neural network implemented in the CMOS technology

Rafał Długosz, Tomasz Talaśka, Pierre-André Farine, Witold Pedrycz

Article2007

Power and Delay Optimized Graph Representation for Combinational Logic Circuits

Padmanabhan Balasubramanian, Karthik Anantha

Zenodo (CERN European Organization for Nuclear Research)

Article1999

A portable digital DLL for high-speed CMOS interface circuits