Computations and Compilers

Steven Bell; Pu Jing; James Hegarty; Mark Horowitz

doi:10.1007/978-3-031-01758-2_2

Article2022

AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers

Kalhan Koul, Jackson Melchert, Kavya Sreedhar, Leonard Truong, Gedeon Nyengele, Keyi Zhang, Qiaoyi Liu, Jeff Setter, Po‐Han Chen, Yuchen Mei, Maxwell Strange, Ross Daly, Caleb Donovick, Alex Carsello, Taeyoung Kong, Kathleen Feng, Dillon Huff, Ankita Nayak, Rajsekhar Setaluri, James J. Thomas, Nikhil Bhagdikar, David Durst, Zachary Myers, Nestan Tsiskaridze, Stephen Richardson, Rick Bahr, Kayvon Fatahalian, Pat Hanrahan, Clark Barrett, Mark Horowitz, Christopher Torng, Fredrik Kjølstad, Priyanka Raina

ACM Transactions on Embedded Computing Systems

Article2016

Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era

Ardavan Pedram, Stephen Richardson, Mark Horowitz, Sameh Galal, Shahar Kvatinsky

IEEE Design and Test

Article2021

Advancing Grid-Connected Renewable Generation Systems

Article2020

High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay

Xiangwei Li, Kizheppatt Vipin, Douglas Leslie Maskell, Suhaib A. Fahmy, Abhishek Kumar Jain

2022 IEEE International Symposium on Circuits and Systems (ISCAS)

Article2016

Are Coarse-Grained Overlays Ready for General Purpose Application Acceleration on FPGAs?

Abhishek Kumar Jain, Douglas Leslie Maskell, Suhaib A. Fahmy

Computations and Compilers

Abstract

Discussion(0)

Related publications

AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers

Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era

Advancing Grid-Connected Renewable Generation Systems

High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay

Are Coarse-Grained Overlays Ready for General Purpose Application Acceleration on FPGAs?