A 64Mbit Mesochronous Hybrid Wave Pipelined Multibank DRAM Macro

This paper describes a high bandwidth and low latency hybrid wavepipelined data bus scheme for multi-bank DRAM macros on single chip multiprocessors. Long data bus lines inserted with multiple wave-pipelined stages at each bank input/output are further divided by...